Graduation: Fall 2007 (Ph.D.)
Works at Intel
Thesis: FPGA Based Implementation of IEEE754 Compliant Double Precision Floating Point Arithmetic Units
Graduation: Fall 2007 (Ph.D.)
Works at Intel
Thesis: FPGA Based Implementation of IEEE754 Compliant Double Precision Floating Point Arithmetic Units